Timing uncertainty caused by inductive and capacitive coupling is one of the major bottlenecks in timing analysis. In this paper, we propose an effective loop RLC modeling technique to efficiently decouple lines with both inductive and capacitive coupling. We generalize the RLC decoupling problem based on transmission line theory and a.switch-factor, which is the voltage ratio between two nets. This switch-factor is also known as the Miller factor and is widely used to model capacitive coupling. The proposed modeling technique can be directly applied to partial RLC netlists extracted using existing parasitic extraction tools without advance knowledge of the re"
INTRODUCTION
With high switching frequencies, fast signal transition time and low resistivity copper technology in modem VLSI designs, on-chip interconnects often exhibit transmission line behavior. For long global wires, a dismbuted RLC model must be used for correct performance analysis, particularly in high-speed global buses and the clack distribution network.
Due to the slow decay of inductive coupling with increasing line spacing and the uncertainty of the current r e m loop in onchip interconnect structures, the full L matrix must be extracted in contrast to capacitance extraction that only considers the nearest neighbors [I] . The sparsity of a modified nodal analysis (MNA) matrix is therefore lost due to the dense partial inductance matrix, causing computational effort to increase tremendously. In the past ten years, many researchers have attempted to reduce the analysis complexity such as local "cation or the use of a K or susceptance matrix [2-4]. However, there is no technique that is simple, practical, efficient; and accurate for timing analysis, where couplings are the major bottleneck in the runtime of the analysis process. The switch-factor (or Miller factor) is a simple and widely-used method to decouple nets in the capacitive domain and efficiently identify either m a -or min-timing violations [SI.
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Therefore, it is desirable to develop a similar methodology that can efficiently reduce a general RLC network into equivalent decoupled RLC nets while capturing the effective loop RLC characteristics. Furthermore, this single line model should be sensitive to both layout structure and the switching pattem of neighboring nets. In particular, the latter issue significantly affects the current re" path and leads to large delay uncertainties [6] .
In RC line models, such a decoupling can be realized by applying a switch-factor to the coupling capacitance. Depending on the switching behavior of the neighboring nets (i.e., in-phase, out-phase, or quiet), the switch-factor is commonly bounded by (0, Z), or more accurately by (-I, 3) [5, 71. In this work, we begin by generalizing the switch-factor decoupling approach to a multiple RLC line condition based on transmission line theory, to model the effect of neighbors switching on the loop characteristics. Due to the complexity of inductive coupling and the fact that it leads to opposite-polarity noise as capacitive coupling under the same conditions [I] , we show that a Boolean estimation of switch-factor is not applicable in the general RLC case. Considering both inductive and capacitive noise induced by neighbors switching, we propose a more physical methodology to estimate the switchfactor and apply that to solve for loop RLC parameters directly from partial RLC parasitics and the switching pattem.
Compared with the previous table-lookup approach for loop RLC modeling [I] , this new methodology is more physical and convenient for delay and delay-bound prediction in global routing, clock structure optimization, and other inductance-aware interconnect analysis. This paper is organized as follows. First, the general RLC decoupling methodology is derived from general transmission line analysis in Section 2. Section 3 further presents the calculation of switch-factor in multiple RLC line case. Section 4 applies this new methodology to two design cases: multiple-bit global data-bus and a well-shielded clock Smcture. Section 5 concludes the proposed modeling approach. Fig. 1 illustrates the layout configurations of multiple parallel lines in a global metallization layer. The lines in the underlying orthogonal layer only conmbute to metal-to-ground capacitance, but not inductance. After the line dimensions are defined (Fig. l a  and b) , partial RLC parasitics can be extracted using either field solvers (e.g., RaphaelTM) or closed-form analytical models [S, 91. For each line, the driver is modeled as a linear resistor (i.e., Thevenin model) and loading capacitance is added at the far-end of the line. In the case of power and ground lines that are often inserted among signal lines as shield wires, the ends are shorted to ground (Fig. Ib) . The goal in this work is to decouple the target line from others and create an equivalent single line model for efficient and accurate timing analysis (Fig. IC) . Definitions of line parameters are given in Table I . Note that for E , since capacitive coupling decays very quickly as space increases, only the nearest neighbors need to be considered.
TRANSMISSION LINE ANALYSIS
For E , all elements must be included because inductive coupling is a long-range effect. For the target line (i = k as in Table I ), the corresponding equation for V, can be expressed based on Eqn. The above solution for loop RLC provides a physical means of decoupling RLC lines: the loop RLC has line resistance unchanged; loop capacitance (ClmP) is computed using the same concept as the switch-factor in RC decoupling. Note that if all I, and lm equal to 0, the line condition is reduced to RC and the above methodology generates the same result as the well-know RC decoupling factor, as Eqns. (3) In contrast to RC decoupling, where the coupling is shortrange and the switch-factor (i.e., voltage ratio) can be approximated as an integer depending on switching panem [SI, inductive coupling is long-range and an accurate analysis requires careful consideration of induced current retum [I] . Therefore, although the resistances of neighboring lines and mutual inductances among them do not explicitly appear in the loop RLC model (Eqns. (4-6)), they strongly affect the current retum path taken and must be included in the determination of switch-factor. The following section presents the calculation of S in the presence of multiple RLC lines.
SWITCH-FACTOR CALCULATION
neighbors (Imilc~,,sJ.
FOR RLC LINES
In VLSI designs, a switching signal is usually approximated by a linear ramp between 0 and Vdd, with a finite rise time. Therefore, the switch-factor S of two switching signals as defined in Eqn. (3) can be expressed as the ratio of their rise times:
is the signal slew rate at the output. However,: to calculate without solving the transmission line equation (Eqn.
( I ) ) , the lines need to be decoupled first using S (Eqns. (3-7) ). As a consequence, the exact calculation of S and tmu, usually requires iterations. To avoid such complexity, we propose the following non-iterative steps: Estimate the initial value of S assuming step inputs (i.e., Here we propose a closed-form model to calculate RLC coupling noise. To simplify the calculation, we represent the two lines by lumped elements (Fig. 3) . During the switching of line i assuming it has a triangular shape in time, as depicted in Fig. 4 . Once Ip is estimated, the total noise on the quiet victim line is obtained as:
Where a (a<]) is a fining parameter that compensates for the error introduced by using a lumped line model. In the case that multiple lines are switching simultaneously, noise from each active neighbor is calculated using Eqn. (11) and then added together. Then, the total Vnnubr is employed in Step 4 for RLC switch-factor calculation involving in quiet neighbors. At this point, the switch-factor S can be obtained for various input switching pattems. Using S, the effective loop LC can be calculated from Eqns. ( 5 ) and (6). The next section demonstrates the accuracy of the resulting decouplcd RLC line model comparing to the original coupled RLC system. In this section, we use the new approach of Fig. 5 to predict delay in global data-bus and clock net design. First, for a given line configuration, partial RLC parasitics are extracted using analytical models from [SI and [SI; then the equivalent single RLC is generated using the models from Sections 2 and 3. SPICE simulation is applied to both the full-line and equivalent single line cases for model evaluation. In all studies below, line thickness is 1pm; ILD thickness is lpm; and wire length is .3.5mm. Switching pattem notation is defined as: 1 -signal rising; -1 -signal falling; 0 -quiet. target line. This contradiction complicates the prediction of delay bounds, making detailed RLC analysis necessary to identify the actual best-and worst-case delay switching patterns. In this case, we find out that out-phase results in the delay upper bound and inphase results in delay lower bound. Fig. 7 shows the predicted delays for each of the two described switching patterns using our proposed loop RLC approach and full RLC simulation results for various line widths. The model fits the full simulation results well, with errors in delay prediction of less than 10%. Also we clearly see that the delay bound estimated from an RC model can be very different from the actual bound. In an RC line analysis, (-I 1 -1) provides the upper bound of delay and ( I 1 1) generates the lowerbound. However, due to the competing nature of inductive and capacitive coupling in delay, the actual worst-case pahern depends on the layout and technology information. As Fig. 7b shows, inductive coupling leads to a significant delay increase compared with the RC-only analysis. In fact, when linewidth is greater than lpm, the (1 I I ) pattem generates a larger delay than (-I 1 -1) (Fig. 7b) . Furthermore, although the inclusion of L usually leads to added delay, the competitive interaction between inductive and capacitive coupling nmows the delay bound. In Figs. 7a and 7b, the maximum delay difference between the two studied patterns is Most significantly, the newly proposed model shows the correct sensitivity to switching patterns under different spacing conditions. In contrast, without considering inductive effects, an RC line model does not demonstrate the correct delay dependence on switching patterns (Fig. 8) . Fig. 9 further illustrates the effective loop inductance calculated from our method for different switching patterns. The figure shows that Li,, reaches its maximum during in-phase switching (1 1 1 I 1) and its minimum during out-phase switching (-I -1 1 -1 -1). Depending on the switching patterns, the difference in loop inductance can be very large; up to 70X in this case. In fact, during in-phase switching the shong positive L, among lines results in an Limp that can be more than 50% larger than Lses which is usually considered as the upper-bound of on-chip inductance [l2]. Fig. 9 also confirms that, with increasing line spacing, the size of the current retum loop grows, leading to an even larger loop inductance.
MODEL VERIFICATION AND DESIGN APPLICATIONS

A. Muhiple-bif dara-bus
E. Clock line design
Clock lines are usually well shielded to minimize clock skew.
As an example, a global clock structure is shown in Fig. IO . It is shielded by one powerlground line at each side. Four additional powerlground lines are included in order to model the existing onchip power grid. Both delay and slew rate prediction crucial to clock design. Since the new equivalent single line model captures the loop behavior, the full waveform can be accurately predicted, as shown in Fig. 11 . In this example, the error in delay and slew rate prediction is less than 5%. comparing with the costly full RLC simulation results (I,j,=20ps). During clock design optimization, clock width is usually tuned to meet the timing and area constraints. Fig. 12 shows the dependencies of delay and slew rate on clock line width. Note that the pitch of powerlground grid is fixed in this study (i.e., fix the area cost for clock design). Thus, the spacing between clock and the nearest powerlground lines is reduced when the clock width is increased. Both delay and slew rate prediction match full RLC results quite well and the minimum delay and slew rate are found around w = 2-3pm. The plateau of delay and slew rate in the intermediate line widths is due to the co-existence of inductive and capacitive coupling more so than the endpoints. The rise on either end is due solely to one or the other -for small widths delay increases due to C coupling and for large widths due to L coupling. Therefore, correct modeling of both effects is very important to accurate performance prediction. 
Spacing (pm)
CONCLUSIONS
Inspired by the widely used and simple Miller-factor for decoupling RC networks, we presented an efficient methodology based on a simple yet accurate loop RLC model for interconnect analysis and optimization. Based on RLC transmission line theory and the concept of a switch-factor we generalized the decoupling methodology for a complex RLC network with both inductive and capacitive coupling. The decoupled equivalent loop RLC model captures both geometry proximity information in the layout and neighboring switching activities without advance knowledge of the current retum path. Thus, the proposed modeling approach can be used directly with existing partial RLC extraction tools. Using this switch-factor RLC approach to generate reduced RLC netlist can speed the downstream simulation and analysis tools or flows significantly, particularly during design iterations. In our experiments, we demonstrated the accuracy, fidelity, and efficiency of the proposed method. We believe this modeling methodology is applicable to many stages of the design process including physical layout synthesis, timing optimization, static timing analysis, wire planning, and high-frequency clock design.
